

00/60/90
JCS55 U.S. PTO

09591270-050900

06-12-00
BAKER & BOTTS, L.L.P.
30 ROCKEFELLER PLAZA
NEW YORK, NEW YORK 10112-0228
212 705-5000
FACSIMILE 212 705-5020

Appln. Trans. **A**
PATENT

JCS714 U.S. PTO
09/591270
06/09/00

**UTILITY PATENT
APPLICATION
TRANSMITTAL**

*(Only for new nonprovisional
applications under 37 CFR 1.53(b))*

Attorney Docket No. AP32158 - 070050.1280

First Named Inventor Kenneth Shepard

Express Mail Label No. EK795027610US

Total Pages 3

EK795027610US

June 9, 2000

BY EXPRESS MAIL - Label No. EK795027610US

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

Sir:

Enclosed herewith for filing is a patent application of Kenneth Shepard entitled "METHODS FOR ESTIMATING THE BODY VOLTAGE OF DIGITAL PARTIALLY DEPLETED SILICON-ON-INSULATOR CIRCUITS"

which includes:

- | | |
|---|------------------------|
| <input checked="" type="checkbox"/> Specification | <u>33</u> Total Pages |
| <input checked="" type="checkbox"/> Claims | <u>5</u> Total Pages |
| <input checked="" type="checkbox"/> Abstract | <u>1</u> Total Pages |
| <input checked="" type="checkbox"/> Drawing(s) | <u>18</u> Total Sheets |
| <u> </u> formal | |
| <input checked="" type="checkbox"/> informal | |

- | | |
|---|----------------------|
| <input checked="" type="checkbox"/> Combined Declaration and Power of Attorney | <u>3</u> Total Pages |
| <input checked="" type="checkbox"/> Newly executed (original or copy) | |
| <input type="checkbox"/> Copy from a prior application | |
| (for continuation/divisional only - must be filed to avoid surcharge for late filing) | |

If a continuing application, check appropriate box:

- | | | |
|--|-------------------------------------|---|
| <input type="checkbox"/> Continuation | <input type="checkbox"/> Divisional | <input type="checkbox"/> Continuation-In-Part (CIP) |
| of prior application No. <u> </u> | | |

- ☐ Amend the specification by inserting, before the first line, the following sentence:
"This is a ☐ continuation ☐ divisional ☐ continuation-in-part
of copending application Serial No. filed ."

Attorney Docket No. AP32158 - 070050.1280

☒ An Assignment of the invention to The Trustees of Columbia University in the City of New York.

☒ is attached. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.

☐ will follow.

☐ has been filed in the prior application

☒ Small Entity Statement(s)

☐ Small Entity Statement filed in prior application. Status still proper and desired.

☐ Information Disclosure Statement (IDS) PTO-1449

☐ Copies of IDS Citations.

☐ Preliminary Amendment

☒ Return Receipt Postcard

☐ Other _

☐ Cancel in this application original claims _ of the prior application before calculating the filing fee.

The filing fee has been calculated as shown below:

FOR	(Col. 1) <u>No. Filed</u>	(Col. 2) <u>No. Extra</u>	Small Entity <u>Rate</u>	<u>Fee</u>	OR	Other Than A Small Entity <u>Rate</u>	<u>Fee</u>
Basic Fee				\$345			
Total Claims	22	-20 = 2	x \$9 =	\$18		x \$18 =	??
Ind. Claims	2	-3 = 0	x \$39 =	\$0		x \$78 =	??
Multiple Dependent Claim			+ \$130 =	\$0		+\$260 =	??
			Total	<u>\$363</u>			<u>??</u>

* If the difference in Col. 1 is less than zero, enter "0" in Col. 2.

Fee Payment Being Made:

☒ Enclosed

☒ Basic filing fee \$363.00

☒ Recording Assignment \$40.00
[\$40.00; 37 CFR 1.21(h)]

Total Fees Enclosed \$403.00

☒ A check in the amount of \$403.00 to cover filing fee and assignment recordation fee is enclosed.

Attorney Docket No. AP32158 - 070050.1280

Priority

- ☐ Priority of application Country __, Appln. No. __ filed __ is claimed under 35 U.S.C. 119.
- ☐ Certified Copy of Priority Document(s) Country __, Appln No. __, filed __.
- ☐ is/are attached ☐ will follow ☐ has been filed in the parent application S/N __.
- ☒ The Commissioner is hereby authorized to charge payment of any additional filing fees required under 37 CFR 1.16, 1.17, and 1.21(h) associated with this communication or credit any overpayment to Deposit Account No. 02-4377. Two copies of this sheet are enclosed.

BAKER BOTTS, L.L.P.

By _____

Paul A. Ragusa

PTO Registration No. 38,587

Enclosures

Attorney's Docket No. AP32158 - 070050.1280

Baker Botts L.L.P.

Applicant or Patentee: Kenneth ShepardSerial or Patent No.: Not Yet Assigned Filed: June 9, 2000For: METHODS FOR ESTIMATING THE BODY VOLTAGE OF DIGITAL PARTIALLY DEPLETED SILICON-ON-INSULATOR CIRCUITS

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) and 1.27(d)) - NONPROFIT ORGANIZATION**

I hereby declare that I am an official empowered to act on behalf of the nonprofit organization identified below:

NAME OF ORGANIZATION THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY
OF NEW YORKADDRESS OF ORGANIZATION 116th Street and Broadway, New York, NY 10027

TYPE OF ORGANIZATION _____

☒ UNIVERSITY OR OTHER INSTITUTION OF HIGHER EDUCATION☐ TAX EXEMPT UNDER INTERNAL REVENUE SERVICE CODE [26 USC 501(a) and 501(c)(3)]☐ NONPROFIT SCIENTIFIC OR EDUCATIONAL UNDER STATUTE OF STATE OF THE UNITED STATES OF AMERICA

(NAME OF STATE ____)

(CITATION OF STATUTE ____)

☐ WOULD QUALIFY AS TAX EXEMPT UNDER INTERNAL REVENUE SERVICE CODE (26 USC 501(a) and 501(c)(3)) IF LOCATED IN THE UNITED STATES OF AMERICA☐ WOULD QUALIFY AS NONPROFIT SCIENTIFIC OR EDUCATIONAL UNDER STATUTE OF STATE OF THE UNITED STATES OF AMERICA IF LOCATED IN THE UNITED STATES OF AMERICA

(NAME OF STATE ____)

(CITATION OF STATUTE ____)

I hereby declare that the nonprofit organization identified above qualifies as a nonprofit organization as defined in 37 CFR 1.9(e) for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code with regard to the invention entitled METHODS FOR ESTIMATING THE BODY VOLTAGE OF DIGITAL PARTIALLY DEPLETED SILICON-ON-INSULATOR CIRCUITS by inventor Kenneth Shepard

described in

☒ the specification filed herewith☐ Application Serial No. __, filed __.☐ Patent No. __, issued __.

I hereby declare that the rights under contract or law have been conveyed to and remain with the nonprofit organization with regard to the above identified invention.

If the rights held by the nonprofit organization are not exclusive, each individual, concern or organization having rights

NY02:267355.1

Baker Botts L.L.P.

Attorney's Docket No. AP32158 - 070050.1280

to the invention is listed below* and no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9(c) or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e). *Note: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

NAME _____

ADDRESS _____

☐ INDIVIDUAL ☐ SMALL BUSINESS CONCERN ☐ NONPROFIT ORGANIZATION

NAME _____

ADDRESS _____

☐ INDIVIDUAL ☐ SMALL BUSINESS CONCERN ☐ NONPROFIT ORGANIZATION

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

NAME OF PERSON SIGNING Beth H. IsraelTITLE IN ORGANIZATION Executive Director, Office of Projects and GrantsADDRESS OF PERSON SIGNING 500 West 120th Street, Engineering Terrace - 351, New York, NY 10027-6699SIGNATURE Beth H. IsraelDATE June 9, 2000

BAKER BOTTS, L.L.P.
30 ROCKEFELLER PLAZA
NEW YORK, NEW YORK 10112

TO ALL WHOM IT MAY CONCERN:

Be it known that I, Kenneth Shepard, a citizen of the United States of America, residing in City of Ossining, County of Westchester, whose post office address is 46 Snowden Avenue, Ossining, NY 10562, respectively, have invented

**METHODS FOR ESTIMATING THE BODY VOLTAGE OF DIGITAL
PARTIALLY DEPLETED SILICON-ON-INSULATOR CIRCUITS**

of which the following is a

SPECIFICATION

NOTICE OF GOVERNMENT RIGHTS

The U.S. Government has certain rights in this invention pursuant to the terms of the National Science Foundation award number CCR-97-34216.

BACKGROUND OF THE INVENTION

I. Field of the invention.

The present invention relates to partially depleted silicon-on-insulator technology, and more particularly to techniques for estimating the body voltage of digital integrated circuits and partially depleted silicon-on-insulator ("PD-SOI") technology.

II. Description of the related art.

Silicon-on-insulator ("SOI") technology has long been used for radiation-hardened or high-voltage integrated circuits. In more recent years, SOI has also been considered for us as a technology for high-performance, low-power deep-submicron digital integrated circuits. For digital applications, fully-depleted devices have been largely abandoned in favor of partially-depleted technology, because of the difficulty in controlling the threshold voltage of fully-depleted thin-film transistors. Partially-depleted SOI ("PD-SOI") technology has two main advantages for digital applications: the reduction of parasitic source-drain depletion capacitances and the reduction of the reverse-body effect in stack structures and pass-transistor logic.

At the device and circuit level, however, the floating body effect in PD-SOI has posed and continues to pose major challenges in the successful use of this technology. As discussed in Pong-Fei Lu et al., "Floating-body Effects in Partially Depleted SOI CMOS circuits, 32 IEEE J. Solid-State Circuits 1241 (1997), there is a parasitic bipolar effect which can result in noise failures if not correctly considered. In addition, there can be large "uncertainties" in the body potential, and consequently the threshold voltage, of devices due to unknown past switching activity. For many circuits, the design margining required to protect against this uncertainty erodes all of the potential performance advantage under nominal operation. In addition, for many circuit styles in which noise margin is strongly determined by threshold voltage (e.g. dynamic circuits), considerable overdesign for noise can also result from conservative body-voltage margining.

Several circuit design techniques, such as those described in D.H. Allen et al., "A 0.20 μm 1.8 V SOI 550 MhZ 64b Power PC Microprocessor with Cu Interconnects," Digest Tech. Papers, ISSCC, pp. 438-39 (1999), and C.T. Chuang et al., "SOI Digital CMOS VLSI - A Design Perspective," 36th ACM/IEEE Design Automation Conference, pp. 709-714 (1999), attempt to contain the noise impact of the parasitic bipolar current and the delay and noise-margin variation due to the floating body. Some of these design techniques, such as predischarging internal nodes of the nFET pulldown stack in domino logic to avoid parasitic bipolar currents, are quite counter to design practice in bulk.

In addition, previous circuit-level modeling work on PD-SOI has focused either on device issues, or on delay and noise effects due to the floating-body effect evident for particular circuits under periodic stimulus, such as pulse stretching, frequency-dependent delay time. See, for example, J. Gautier et al., "On The Transient Operation of Partially Depleted SOI NMOSFET;s," 16 IEE Electron Device Letters 498 (1995), and R. Puri et al., "Hysteresis Effect in Pass-Transistor-Based Partially-Depleted SOI CMOS Circuits," Proc. Int'l SOI Conf. 1998. However, neither such modeling work nor the circuit design techniques discussed above are able to accurately estimate the upper and lower bounds of the body voltage of PD-SOI circuits in order to characterize the important electrical characteristics of the circuit. Accordingly, there exists a need in the field to accurately estimate the upper and lower bounds of the body voltage of PD-SOI circuits, taking into account the past history of the circuit, so that certain important electrical characteristics, such as delay and noise margins, of the circuit can be properly considered without requiring excessively long simulations.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a technique for accurately accurately estimate the upper and lower bounds of the body voltage of PD-SOI circuits.

A further object of the present invention is to provide a technique for determining the body voltage of PD-SOI circuits which accounts for the past history of the circuit.

Yet a further object of the present invention is to provide techniques for accurately determining important electrical characteristics, such as delay and noise margins, of PD-SOI circuits.

In order to achieve these objectives as well as others that will become apparent with reference to the following specification, the present invention provides a method for statically estimating a body voltage of one or more transistors which form digital partially depleted silicon-on-insulator circuit. In one technique, one or more device models are obtained and abstracted to generate one or more simplified electrical descriptions, each corresponding to one of the transistors. The device models may be n or p channel Field Effect Transistor models. As part of this abstraction, the circuit topology is then checked to generate one or more sets of accessible states, with each set corresponding to one of the transistors and being indicative of whether under any allowable

switching activity, the source, gate, or drain could be high or low. Next, sets of reference state body voltage minima and reference state body voltage maxima are determined for each of the transistors based on corresponding simplified electrical descriptions and corresponding sets of accessible states. Finally, a target state body voltage minima and a target state body voltage maxima are ascertained, one for each transistor, based on the determined sets of reference state body voltage minima and reference state body voltage maxima. This target state reflects the appropriate initial condition for the electrical simulation in question. The electrical simulation in question also determines whether the minima or maxima is used for a given FET.

Preferably, the abstracting step includes abstracting each device model to obtain displacement voltages d_i , steady-state reference voltages V_i^{Zero} , and forward biased reference voltages $V_i^{forward}$, associated with each transistor state i for each such model. Using such abstracting, the determining step advantageously involves determining the minima and maxima reference state body voltage $(V_B^{ref})_{min}$ or $(V_B^{ref})_{max}$ for each transistor in the given circuit. With such a methodology, the present invention advantageously provides for ascertaining one or more target state body voltage minima, and one or more target state body voltage maxima, based on the determined reference state body voltage minima and maxima using either full uncertainty or accessibility analysis, and the displacement abstractions d_i .

In an especially preferred technique, an additional step of performing active net tagging on each net in the circuit to determine whether any of nets will switch with regular frequency is performed prior to the determination of reference state body voltage minima and maxima. In this arrangement, the simplified electrical abstractions are the d_i , V_i^{zero} and $V_i^{forward}$ combined with the results of active net tagging, and the determining step advantageously involves determining minimum and maximum reference state body voltages for each transistor in the circuit based on corresponding displacement voltages d_i , corresponding sets of accessible states. With this methodology, the present invention also calls for ascertaining one or more minimum target state body voltage minima and one or more target state body voltage maxima, based on the determined reference state body voltage minima and maxima using modified accessibility analysis.

In another preferred technique, the device models are also abstracted to obtain time constant characterizations, and an additional step of calculating signal probabilities and timing windows by Boolean and timing analysis is performed prior to the determination of reference state body voltage minima and maxima. In this arrangement, the determining step advantageously involves determining the sets of reference state body voltage minima and maxima based on corresponding displacement voltages d_i , the time constraints, corresponding sets of accessible states, and the results of the calculated signal probabilities and timing windows. With such a methodology, the present invention calls for ascertaining the target state body voltage minima and maxima, based on the determined reference state body voltage minima and maxima using probabilistic analysis.

In order to take advantage of the ability to accurately determine target state body voltage minima and maxima, the present invention provides techniques for analyzing an electrical property of a digital partially depleted silicon-on-insulator circuit. In one preferred methodology, the technique involves ascertaining a target state body voltage minimum and a target state body voltage maximum for each transistor in the circuit, establishing an initial condition for the circuit by selecting either the target state body voltage minimum or the target state body voltage maximum for each transistor, applying a voltage to the circuit, and measuring the sought after electrical property of the circuit.

In accordance with the present invention, the target state body voltage minima and maxima are ascertained alternatively from full uncertainty estimation, accessibility analysis, modified accessibility analysis, or probabilistic analysis. If the sought after electrical property is a switching delay, the measuring step involves measuring a delay between a switching input and a switching output. Such delay measurements can be used as constituent simulations in static timing analysis. If the sought after electrical property is noise, the measuring step involves measuring noise on one or more nets in the circuit such noise measurements can be used as constituent simulations in static noise analysis. In its ability to accurately determine target state body voltage minima and maxima, the present invention fulfills the need to accurately estimate the upper and lower bounds of the body voltage of PD-SOI circuits, taking into account the past history of the circuit, so that

certain important electrical characteristics, such as delay, induced noise, and noise margins, of the circuit can be properly considered.

The accompanying drawings, which are incorporated and constitute part of this disclosure, illustrate a preferred embodiment of the invention and serve to explain the principles of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a state diagram for a partially depleted silicon-on-transistor pFET;

Figs. 2a and 2b are graphs displacements for an example technology;

Fig. 3 is an illustrative drawing showing the application of modified accessibility analysis to an exemplary circuit;

Fig. 4 is an illustrative diagram showing an average cycle divided into a series of time slices;

Figs. 5a-c are graphs plotting the relaxation times τ , for an nFET with a 2.5-V supply as a function of local body voltage;

Figs. 6a and 6b are graphs plotting reference body voltage against effective time;

Fig. 7 is a flow diagram of the preferred process implemented by the present invention;

Fig. 8 is an illustrative diagram showing a chain of inverters;

Figs. 9a and 9b are illustrative diagram showing an exemplary circuit; and

Figs. 10a - 13c are graphs illustrating the results of a comparison between the techniques described herein and a simulation for the an exemplary circuit.

DESCRIPTION OF PREFERRED EMBODIMENTS

In order to better understand the embodiments disclosed herein, the PD-SOI device physics which underlie the present invention will first be explained. It should be noted that the following description is by way of example and not by limitation, with certain embodiments being described in order to best explain the principles of the present invention.

The body potential of a PD-SOI Field-Effect-Transistor (“FET”) is determined by capacitive coupling of the body to the gate, source, and drain, by diode currents at the source-body and drain-body junctions and by impact ionization, currents produced by current flow through the device (referred to as the on-state impact ionization current). The impact ionization currents have a strong supply-voltage dependence, decreasing with decreasing supply voltages and going to zero below 1.1-V supplies.

It is convenient to distinguish “fast” and “slow” processes. Fast processes can change the body potential on time scales on the order of or less than the cycle time, while slow processes require time scales much longer than the cycle time (up to milliseconds) to affect the body voltage. There are two fast mechanisms at work: switching transitions on the gate, source, or drain which are capacitively coupled to the body (which will hereinafter be referred to as coupling displacements), and forward-bias diode currents across source-body and drain-body junctions with voltages exceeding the diode turn-on voltage (which will hereinafter be referred to as body discharge). The slow processes involve charging or discharging the body through reverse-biased or very weakly forward-biased diode junctions and through impact ionization.

Figure 1 is a state diagram abstraction for an nFET which is useful to model the switching history determining the body voltage of a particular device. As a usually dynamic circuit node, the floating body has “memory.” The states 110, 120, 130, 140, 151, 152 denoted with solid circles represent “static” states, states in which the FET can be stable. The states 161, 162 are “dynamic” states, which are only present transiently during switching events. For example, state 110 corresponds to the case in which the gate is high and both the source and drain are low. Arrows indicate possible state transitions produced by switching events in the circuits containing these FETs. These switching events can represent transitions from the logic state at the end of the previous cycle

to the logic state at the end of the current cycle or can represent hazards that occur transiently within a cycle. States 151 and 152 can usually be treated equivalently as the same state 150; similarly states 161 and 162 can usually be treated equivalently as the same state 160.

While Figure 1 applies to an nFET, it should be noted that the state diagram of a pFET is similar, in which the gate is high rather than low in states 130, 140, and 150; and low rather than high in states 110, 120, and 160.

If the device is allowed to remain in one state for a very long time, the body voltage in each state will achieve a dc value, hereinafter referred to as s_i . The dc voltages in states 110 and 130 (s_1 and s_3) are zero, while the dc voltages in states 120 and 140 (s_2 and s_4) are given by the supply voltage. s_5 is determined by the steady-state balance between a weakly forward-biased junction drawing current from the body and a reverse-biased junction, leaking current to the body, enhanced by GIDL currents. Similarly, s_6 is determined by the steady-state balance between a weakly forward-biased junction drawing current from the body and charging current due to reverse leakage of the other diode junction and on-state impact ionization.

As an example, commercially available BSIM3SOI models for an IBM partially-depleted SOI technology, having a $0.25\ \mu\text{m}$ effective channel length, 5 - nm gate oxide, 350 - nm back oxide, and 140 - nm thin silicon film are considered herein. Those skilled in the art will understand that the present invention applies with equal force to other commercially available and custom fabricated partially-depleted SOI technology.

Using exemplary supply voltages of -1.0V and 2.5V , Table I lists the values of s_i for each of the six states. The remainder of the information listed in Table I will be explained below.

TABLE I

nfet				pfet			nfet			pfet		
si	V_i^{zero}	$V_i^{forward}$		si	V_i^{zero}	$V_i^{forward}$	si	V_i^{zero}	$V_i^{forward}$	si	V_i^{zero}	$V_i^{forward}$
1	0	1.77	2.41	0.0	0.0	-0.6	0.0	0.53	1.13	0	0	-0.6
2	2.5	2.50	3.1	2.5	0.73	0.12	1.0	1.0	1.6	1.0	0.469	-0.127
3	0	2.15	2.85	0.0	-0.92	-0.98	0	0.87	1.5	0	-0.75	-0.907
4	2.5	3.43	3.5	2.5	0.35	-0.30	1.0	1.75	1.906	1.0	0.14	-0.5
5	0.437	2.58	2.79	2.068	-0.045	-0.23	0.278	1.12	1.47	0.722	-0.118	-0.47
6	0.711	1.60	1.60	1.976	1.24	1.24	0.357	0.61	0.85	0.722	0.467	0.17

In the absence of body discharge, the coupling displacements that occur with each transition in Figure 1 are completely reversible on “fast” time scales; that is, if one begins in state 110 and traverses the state diagram, returning to state 110 on a time scale much faster than any of the “slow” leakage mechanisms, the body voltage on return will be the same as the initial body voltage, a simple result of charge conservation. Because of this, the charge stored on the body can be represented as the value of the body voltage in one particular state of Figure 1 (hereinafter referred to as the “reference” state), which is chosen to be state 120 for the nFET and state 110 for the pFET.

From this reference body voltage (V_B^{ref}), we can then determine the corresponding body voltage in each state $i(V_B^i)$ according to the relationship:

$$V_B^i = V_B^{ref} + d_i(V_B^{ref}) \quad (1)$$

From (1), The displacements, $d_i(V_B^{ref})$, are explicitly shown to be dependent on the reference body voltage because of the strong voltage-dependence of the capacitances of the source-body, drain-

body, and gate-body. d_i is independent of device width W because the dominant components of capacitance scale proportionately with W .

Referring next to Figures 2a and b, the displacements are shown as a function of V_B^{ref} for the example technology at the 2.5-V supply, with Figure 2a illustrating an nFET and Figure 2b illustrating a pFET. In many cases, these values are not easily determined with direct simulation of a transition from the reference state. For example, reference body voltages for the nFET greater than about 3.1 V would result in strongly forward-biased body- drain and body-source junctions making it difficult to distinguish the displacement due to the transition from state 120 from the body discharge. As a result, these curves are instead determined by isolated evaluation of the MOS C-V model.

With the reference body voltage as a “state-independent” way of representing the charge trapped on the body, each state i in Figure 1 may be characterized by two values of this reference voltage, V_i^{zer} and $V_i^{forward}$. Referring again to Table I, V_i^{zero} represents the steady-state value of the reference body voltage, achieved by remaining in state i for a long time. This follows immediately from the s_i in each state:

$$s_i = V_i^{zero} + d_i(V_i^{zero}) \quad (2)$$

$V_i^{forward}$ represents the value of the reference body voltage for the nFET (pFET) to which the body would be very quickly pulled down (up) as a result of body discharge (charge), if state i were accessed with a higher (lower) reference body voltage than $V_i^{forward}$. The values shown in Table I presume that the fast body discharge will bring the forward-biased- junction bias down to a turn-on voltage of 0.6 V; it is also important to note that fast body discharge can trigger parasitic bipolar leakage between source and drain for FETs in state 150. This means, for example, that if a FET which reached a dc steady-state in state 140 (with a V_B^{ref} of 3.3 V) switches into state 120, the

reference body voltage will quickly discharge to $V_2^{forward} = 3.1$ V. If the FET subsequently remains in state 120 for a long time, V_B^{ref} will eventually decrease to $V_2^{zero} = 2.5$ V.

An important qualitative difference in the values between V_i^{zero} and $V_i^{forward}$ values the 2.5-V and 1.0-V cases is the 6 state. At a supply voltage of 2.5 V, $V_6^{forward} = V_6^{zero}$ (which is not the case at the 1.0-V supply) because of the dominating effect of the on-state impact ionization current. This current is so large that a strongly forward-biased junction is required to balance it in steady-state.

In accordance with the present invention, once the d_i curves and the V_i^{zero} and $V_i^{forward}$ values for each state are obtained, the target state body voltage minima and target state body voltage maxima are estimated. Four illustrative estimation techniques, full uncertainty estimation, accessibility analysis, modified accessibility analysis, and probabilistic analysis, may be used to ascertain approximate values of the target state body voltage minima and target state body voltage maxima. Each is discussed in turn.

In the first technique, full-uncertainty estimation, no knowledge of the switching activity of the circuit is assumed. The maximum and minimum possible values of the body voltage that cover all possible stimulus and history are chosen. A state is accessible if the circuit topology allows the state to be visited. As an example, for the nFET of an inverter, those states with the source high would not be accessible, because the source of the nFET is tied to ground. If A represents the set of all such accessible states, including possibly the dynamic state 160, the minimum and maximum body voltages are given by (3) and (4):

$$(V_B^{ref})_{\max} = \max_{j \in A} V_j^{zero} \quad (3)$$

$$(V_B^{ref})_{\min} = \min_{j \in A} V_j^{zero} \quad (4)$$

For the second technique, accessibility analysis, it is assumed that the circuit is under steady switching activity such that every accessible state is visited with reasonable frequency, i.e., on a time scale that is faster than the “slow” body-voltage mechanism. Under such conditions, the $V_j^{forward}$ values for the nFET (pFET) will cap the maximum (minimum) possible value of the body voltage, and values for the pFET will cap the minimum possible value of the body voltage. For the nFET,

$$(V_B^{ref})_{min} = \min_{j \in A} V_j^{zero} \quad (5)$$

$$(V_B^{ref})_{max} = \min(\max_{j \in A} V_j^{zero}, \min_{j \in A_{static}} V_j^{forward}) \quad (6)$$

while for the pFET,

$$(V_B^{ref})_{min} = \max(\min_{j \in A} V_j^{zero}, \max_{j \in A_{static}} V_j^{forward}) \quad (7)$$

$$(V_B^{ref})_{max} = \max_{j \in A} V_j^{zero} \quad (8)$$

The assumption here is that it does not matter how long an accessible state is visited; it will be long enough to discharge the body down to the forward-bias turn-on voltage of the source-body or drain-body diodes. In general, state 160 is omitted from this “accessibility” analysis (A_{static} is used in the above equations) because state 160 is a switching state and, therefore, cannot be assured to meet this criterion. In those cases in which the relaxation in state 160 is extraordinarily “fast” because of a large on-state impact ionization current, state 160 can be safely included in the accessibility analysis.

While accessibility analysis does not require detailed switching knowledge, it does require that there is enough switching activity that every accessible state is visited with a minimum frequency. At times, this, too, may be difficult to ensure. The third technique, which shall be referred to as modified accessibility analysis, permits the marking of signals in the design as “active” signals, i.e., signals that are assured to switch with regular frequency. As those skilled in the art will appreciate, clock nets can usually be tagged. This active net tagging establishes a set of constraints

that must be satisfied by a modified accessibility set of states, A_{ma} . These are states that must be visited as a result of the “active” net switches. The body voltage is determined by equations identical to those used for ordinary accessibility analysis, except that A_{static} is replaced by A_{ma} . Thus, for the nFET,

$$(V_B^{ref})_{min} = \min_{j \in A} V_j^{zero} \quad (9)$$

$$(V_B^{ref})_{max} = \min_{j \in A} (\max V_j^{zero}) ; \min_{j \in A_{ma}} V_j^{forward} \quad (10)$$

while for pFET.

$$(V_B^{ref})_{min} = \max(\min_{j \in A} V_j^{zero}; \max_{j \in A_{ma}} V_j^{formula}) \quad (11)$$

$$(V_B^{ref})_{max} = \max_{j \in A} V_j^{zero} \quad (12)$$

A_{ma} will be the accessibility set for the nFET (pFET) which satisfies the constraints while ensuring the maximum (minimum) value of the body voltage. As in accessibility analysis, modified accessibility analysis explicitly excludes the dynamic state 160 from A_{ma} . These constraints are derived from the following four rules:

(1) If the gate of the FET is an active net, then there must be a state in A_{ma} with the gate high and a state in A_{ma} with the gate low.

(2) If the source of the FET is connected to ground through a succession of transistors all of whose gates are active nets, then A_{ma} must contain a state with the source low. If connected to supply, then A_{ma} must contain a state with the source high.

(3) If the drain of the FET is connected to ground through a succession of transistors all of whose gates are active nets, then A_{ma} must contain a state with the drain low. If connected to supply, then A_{ma} must contain a state with the source high.

(4) Same-signal correlations must be considered and can result in stronger constraints. For example, if gate of the current FET is marked as an active net, but must be high for a path to ground from the source to be present through a path of active-gate FETs, then A_{ma} must contain a state in which both the gate is high and the source is low.

Referring to Fig. 3, modified accessibility analysis is illustrated with reference to an exemplary circuit. Nets C and B (marked with the arrows) are active nets. For transistor M1, therefore, there must be a state in A_{ma} with the source and gate both high, with the gate low, and with the drain high.

TABLE II						
i	si	nfet		si	pfet	
		V_i^{zero}	$V_i^{forward}$		V_i^{zero}	$V_i^{forward}$
1	0	1.78	2.37	0.0	0.0	-0.6
2	2.5	2.50	3.1	2.5	0.736	0.12
3	0	2.16	2.79	0	-0.9315	-0.9505
4	2.5	3.43	3.45	2.5	0.349	-0.225
5	0.421	2.54	2.72	2.079	-0.026	0.225
6	0.560	1.3	1.36	2.078	1.373	1.15

Table II lists values of V_i^{Zero} and $V_i^{forward}$ for the nFET and pFET in the circuit of Fig.

3. To find A_{ma} that satisfies these constraints and achieves the maximum value of V_B^{ref} , refer to Table II and begin with the state of largest $V_i^{forward}$. Adding state 140 to A_{ma} satisfies the drain-high constraint and the gate-low constraint. State 120 satisfies the constraint that there must be a state with the source and drain both high. Therefore, $A_{ma} = \{140, 120\}$ and $(V_B^{ref})_{max} = 3.1$ V.

The fourth and most complex technique presented herein for estimating the target state body voltage minima and target state body voltage maxima shall be referred to as probabilistic

analysis. In this technique, the estimates provided by the simple uncertainty modes are tightened with stochastic techniques and timing information from static timing analysis. Thus, the behavior of the body over a long period of time is determined by reference to an average cycle repeated over and over.

In probabilistic analysis, two average cycles are characterized, one to minimize and one to maximize the body voltage. Referring to Figure 4, such an average cycle is shown, divided into a series of time slices t_i^{eff} , which characterize the amount of time per cycle on the average that the FET spends in state i . The time slices sum to the cycle time, in accordance with equation 13:

$$\sum_{i=1}^6 t_i^{eff} = t_{cycle} \quad (13)$$

In each time slice i , the reference body voltage is relaxing to the target value V_i^{zero} with a characteristic relaxation time denoted by τ_i . The body-voltage-dependent time constants for this relaxation are denoted by the τ_i and can be captured from the device models as part of a technology precharacterization, which may be a piecewise-linear representation of the logarithm of τ_i as a function of V_B^{ref} , since τ_i varies over several orders of magnitude. Moreover, τ_i is independent of device width W because both the body currents and body capacitance scale proportionately with W .

Except for the fast discharge associated with a source-body or drain-body junction that becomes strongly forward biased, these time constants are much larger than t_{cycle} , and any voltage change during a single time slice would be imperceptible in Figure 4. From the foregoing, the reference body voltage at the end of the cycle V_{n+1} can be related to the reference body voltage at the beginning of the cycle V_n by equation 14:

$$V_{n+1} = V_e \sum_{i=1}^6 e^{-t_i^{eff}/\tau_i} + \sum_{i=1}^6 V_i^{zero} (1 - e^{-t_i^{eff}/\tau_i}) e^{\sum_{j=i+1}^6 t_j^{eff}/\tau_j} \quad (14)$$

The steady-state solution of this difference equation (in the approximation that the τ_i are much greater than t_{cycle}) is given by equation 15:

$$V_B^{ref} = \frac{\sum_{i=1}^6 (t_i^{eff} / T_i) V_i^{zero}}{\sum_{i=1}^6 t_i^{eff} / T_i} \quad (15)$$

Because of the V_B^{ref} -dependence of the τ_i , these equations must be solved self-consistently.

Figures 5a-c plot the relaxation times τ_i for the nFET at the 2.5-V supply as a function of the “local” body voltage (that is, the body voltage in state i rather than the reference body voltage). The relaxation times τ_1 and τ_3 , for states 110 and 130, peak around a zero body voltage and then decrease for negative body voltage as the source-body and drain-body leakage currents increase. The decrease for positive body voltage is even more substantial as the junctions become forward biased and draw significant current. The same trends are observed for the relaxation times τ_2 and τ_4 , for states 120 and 140, where the relaxation times peak around the supply voltage, indicating that the source and drain are both at the supply voltage for states 120 and 140.

The relaxation time τ_5 for state 150 peaks around zero. For voltages above the peak, τ_5 decreases strongly as the body-source junction becomes forward biased. For voltages below the peak, τ_5 also decreases as both the body-source and body-drain junctions become more reverse-biased. τ_5 peaks at a much smaller time-constant value than τ_1 through τ_4 because even at a body voltage near the peak, one of the junctions (the drain-body junction) is strongly reversed biased and, therefore, leaking considerable current.

For state 160, the time constants are considerably smaller (factor of 1000) than they are in state 150. This is due to the contribution of the on-state impact ionization current to the leakage currents from the floating body; a very low relaxation time will mean that devices that have any time in state 160 in their switching transients will have their body voltages effectively “pinned” at s_6 . At 1.0 V, by contrast, τ_5 and τ_6 are comparable in magnitude.

In probabilistic analysis, the maximum and minimum possible V_B^{ref} values from Equation 15 are ascertained upon consideration of all of the allowable t_i^{eff} . If the T_i in Equation 15 were constant and equal, then to maximize V_B^{ref} one would simply maximize the time in those states with higher V_i^{zero} (subject to constraints on the maximum and minimum possible values of the t_i^{eff} imposed by the stochastic analysis); similarly, to minimize V_B^{ref} one must maximize the time in those states with lower V_i^{zero} . The τ_i however, are not constant, but because they have the property that they decrease rapidly for V_B^{ref} different from V_i^{zero} states with the largest $|V_b^{ref} - V_i^{zero}|$ continue to have the biggest “pull” and the V_i^{zero} “ordering rule” continues to hold. To formalize this, the rank of the state i is defined as an integer r_i indicating the priority of states to maximize the body voltage. Higher r_i means higher priority. For example, from Table I, for the nFET at 2.5 V, $r_4 = 6, r_5 = 5, r_2 = 4, r_3 = 3, r_1 = 2$, and $r_6 = 1$. A complementary rank, r_i , can also be defined for minimizing V_B^{ref} ; these priorities are simply the reverse of the maximum case. Such ordering, which favors states with high source or drain voltages to maximize the body voltages while favoring states with low source or drain voltages to minimize the body voltages, is technology-independent except for the relative positions of state 150 and 160, which depend on both technology and supply voltage.

Referring next to Figures 6a-b, cycle times for the nFET at the 1.0-V supply is shown as an example of how the steady-state body voltage depends on the t_i^{eff} . The cycle time t_{cycle} is 10 nsec. Figure 6(a), assumes a hypothetical case in which only states 110 and 140 are accessible, and plots the reference body voltage as a function of t_4^{eff} given that $t_1^{eff} = t_{cycle} - t_4^{eff}$.

The values of V_1^{zero} ; $V_i^{forward}$; V_4^{zero} are also noted. Given the accessibility of states 110 and 140, the range from V_1^{zero} to $V_1^{forward}$ (denoted with the arrow), would be given by accessibility body-voltage estimation. The probabilistic body voltage estimate becomes V_1^{zero} as $t_4^{eff} \rightarrow 0$ and monotonically increases with increasing t_4^{eff} ($r_4 > r_1$). As $t_4^{eff} \rightarrow t_{cycle}$ (and $t_1^{eff} \rightarrow 0$). V_B^{ref} rapidly increases to V_4^{zero} . V_B^{ref} can only increase above $V_1^{forward}$, with $t_1^{eff} = 0$ on the scale of the “fast” forward-biased discharge of the body.

In Figure 6(b), the case in which only states 110 and 120 are accessible. is illustrated. V_B^{ref} increases monotonically as t_2^{eff} increases ($r_2 > r_1$). In this case, $V_2^{zero} < V_1^{forward}$ so that V_B^{ref} as $t_2^{eff} \rightarrow 0$ does not actually reach the upper bound of accessibility analysis.

To determine allowable values of t_i^{eff} for probabilistic analysis, information about the circuit environment of each transistor in the circuit, both logical and temporal, is required. The logical environment of each FET is therefore characterized by a set of signal probabilities which determine the possible states of the source, gate, and drain of the transistor at the end of a cycle. For the nFET, it is preferred that seven signal probabilities are used, as follows:

(1) $P(G)$ = probability that at the end of a cycle the gate is driven high;

(2) $P(D|\overline{G})$ = probability that at the end of a cycle the drain is driven high given that the gate is low;

(3) $P(\overline{D}|\overline{G})$ = probability that at the end of a cycle the drain is driven low given that the gate is low;

(4) $P(S|\overline{G})$ = probability that at the end of a cycle the source is driven high given that the gate is low;

(5) $P(\overline{S}|\overline{G})$ = probability that at the end of a cycle the source is driven low

given that the gate is low;

(6) $P(S|G) = P(D|G)$ = probability that at the end of a cycle the drain (and source) are driven high given that the gate is high; and

5 (7) $P(\overline{S}|G) = P(\overline{D}|G)$ = probability that at the end of a cycle that the drain (and source) are driven low given that the gate is high.

The corresponding probabilities for the pFET are: $P(G)$, $P(S|G)$, $P(\overline{S}|G)$, $P(D|G)$,

$P(\overline{D}|G)$, $P(S|\overline{G}) = P(D|\overline{G})$, $P(\overline{S}|\overline{G}) = P(\overline{D}|\overline{G})$. The term “driven low” means that there is a path to ground; “driven high” means that there is a path to supply. The following conditions on the conditional signal probabilities must hold:

$$\begin{aligned} P(D|G) + P(\overline{D}|G) &\leq 1 \\ P(S|G) + P(\overline{S}|G) &\leq 1 \\ P(D|\overline{G}) + P(\overline{D}|\overline{G}) &\leq 1 \\ P(S|\overline{G}) + P(\overline{S}|\overline{G}) &\leq 1 \end{aligned} \quad (16)$$

None of these have to sum to precisely 1 because of the possibility of floating nodes.

With these signal probabilities, one can view the state diagram in Figure 1 as representing a Markov process with six-by-six transition matrix \mathbf{A} . Assigning different transition matrices to the minimum and maximum cases yields difference equations 17 and 18, where the six-by-six matrices

20 \mathbf{A}_{\max} and \mathbf{A}_{\min} are given 19 and 20:

$$(P_i^{\max})_{k+1} = A_{\max} (P_i^{\max})_k \quad (17)$$

$$(P_i^{\min})_{K+1} = A_{\min} (P_i^{\min})_k \quad (18)$$

(19)

$$A_{\max} = (P_1^{\max} P_2^{\max} P_3^{\max} P_4^{\max} P_{5a}^{\max} P_{5b}^{\max}) T$$

$$A_{\min} = (P_1^{\min} P_2^{\min} P_3^{\min} P_4^{\min} P_{5a}^{\min} P_{5b}^{\min}) T$$

(20)

In equations 17-20, $(P_i)_k$ is the probability of being in state i at the end of cycle k , and p_i is the probability of making a transition to state i and follows directly from the source, gate, and drain signal probabilities. For example, for the nFET, $P_3^{\max} = (1 - P(G))P(\bar{S}|\bar{G})P(\bar{D}|\bar{G})$ while $P_3^{\min} = (1 - P(G))(1 - P(S|\bar{G}))(1 - P(D|\bar{G}))$. The maximum case assumes that the floating node condition on the source or drain takes a high voltage value; the minimum case assumes that the floating node condition on the source or drain takes a low voltage value.

Diagonalizing the matrix A and finding the eigenvector associated with eigenvalue 1 (normalized so that the sum of the elements of the vector is 1) gives the steady-state values of the P_i . From these probabilities, one can calculate a set of thirty-six transition probabilities (that is, the probability that at given FET in a given cycle is transitioning from state i to state j) for both the minimum or maximum cases, in accordance with equation 21:

$$P_{i \rightarrow j}^{\max} = P_i^{\max} P_j^{\max} \text{ and } P_{i \rightarrow j}^{\min} = P_i^{\min} P_j^{\min} .$$

(21)

Next, the fraction of the cycle time $(t_{i \rightarrow k})$ that can be spent in each state i is determined as part of the transition $j \rightarrow k$ to maximize (or minimize) the body voltage among the set

of possible waveforms. To do this, early and late arrival times (rising and falling) for the source, gate, and drain of the FET under consideration (the target FET) are required. The seven early times are and are denoted as follows:

- (1) S_{rise}^{early} . Earliest time the source of the FET can be driven high;
- (2) S_{fall}^{early} . Earliest time the source of the FET can be driven low;
- (3) D_{rise}^{early} . Earliest time the drain of the FET can be driven high;
- (4) D_{fall}^{early} . Earliest time the drain of the FET can be driven low;
- (5) G_{fall}^{early} . Earliest time the gate of the FET can be driven low;
- (6) G_{rise}^{early} . Earliest time the gate of the FET can be driven high; and
- (7) G_{early}^{rise} . Earliest time the gate of the FET can be driven high.

There are comparable arrival times associated with the late state: S_{rise}^{late} , S_{fall}^{late} , D_{rise}^{late} , D_{fall}^{late} , G_{fall}^{late} , and G_{rise}^{late} . For the source and drain arrival time, the target FET is assumed to be off.

Each transition has associated with it a set of arrival times necessary to make that transition, a transition set, denoted as $T_{i \rightarrow j}$. For example, for the 110→120 transition for the nFET, the associated arrival time set is $T_{1 \rightarrow 2} = \{S_{rise}, D_{rise}\}$. For 110→140 for the nFET, the associated arrival time set is $T_{1 \rightarrow 4} = \{G_{fall}, S_{rise}, D_{rise}\}$. The max and min operators which act on the transition sets are defined such that $\max(T_{i \rightarrow j})$ returns the largest of the early arrival times in the transition set, while $\min(T_{i \rightarrow j})$ returns the smallest of the late arrival times in the transition set.

To indicate the states of Figure 1 involved in a cycle and to handle the possibility of hazards, the waveform in a cycle (in this case involving a transition from i to j) is denoted using a transition notation as follows:

$$i \xrightarrow{\max} k \xrightarrow{\min} j$$

In this cycle, a hazard to state k occurs as part of the transition. The transition notation must involve only static states and indicates the amount of time spent in each of these static states as part of the transition. Specifically for this example,

$$t_{i \rightarrow j}^i = \max(T_{i \rightarrow k}); t_{k \rightarrow j}^i = \min(T_{k \rightarrow j}) - \max(T_{i \rightarrow k}); \text{ and } t_{j \rightarrow j}^i = t_{\text{cycle}} - \min(T_{k \rightarrow j}).$$

- 5 Hazards are introduced when they act to increase (in the case that we are seeking the maximum body voltage) or decrease (in the case that we are seeking the minimum body voltage) the steady-state body voltage that would result from the particular waveform being repeated indefinitely.

This transition analysis determines the $t_i^{j \rightarrow k}$ for the static states i . $t_6^{j \rightarrow k}$ depends,

in principle, on the number of switching events in a cycle which occur as a result of current flow through the target device. Each such switching event contributes an amount t_{switch} to $t_i^{j \rightarrow k}$ where

t_{switch} is the approximate switching time of the FET. For the purposes of probabilistic body-voltage estimation, it is assumed that if state 160 is accessible, exactly one switching event occurs per cycle. In practice, the detailed results are not very sensitive to the number of assumed switching events or the exact value of t_{switch} . For cases in which the on-state impact ionization current is large, any

$t_6^{j \rightarrow k} > 0$ produces pinning at $V_B^{\text{ref}} = V_6^{\text{zero}} V_6^{\text{forward}}$. For cases in which the on-state impact

ionization does not dominate the current to the body in state 160, t_6^{eff} is usually much smaller than the t_i^{eff} associated with the static states. As a result, probabilistic body voltage has very little sensitivity to the exact value of t_6^{eff} .

From the $t_i^{j \rightarrow k}$ determined above, an effective amount of time (t_i^{eff}) on the average per cycle that the FET is in the state i is determined by two sets of t_i^{eff} values, one to maximize and one to minimize the body voltage in accordance with equations 23 and 24:

$$(t_i^{eff})_{\max} = \sum_{j,k} P_{j \rightarrow k}^{\max} (t_i^{j \rightarrow k})_{\max} \quad (23)$$

$$(t_i^{eff})_{\min} = \sum_{j,k} P_{j \rightarrow k}^{\min} (t_i^{j \rightarrow k})_{\min} \quad (24)$$

Referring next to Fig. 7, the steps executed by a computer (not shown) executing software to implement the techniques described above will be described. In step 710, one or more device models (n or p channel Field Effect Transistor models) are obtained. In step 720, the device models are abstracted to generate one or more simplified electrical descriptions, each corresponding to one of the transistors. As discussed above, the abstracting step may include abstracting each device model to obtain displacement voltages d_i 721, steady-state reference voltages V_i^{Zero} 722, and forward reference voltages $V_i^{forward}$ 723, for each such model. Time constant characterizations 724 are conditionally abstracted in the event that probabilistic determination is employed.

In step 730, the circuit topology is checked to generate one or more sets of accessible states, with each set corresponding to one of the transistors and being indicative of whether a connection between a source or a drain of a transistor and either a power supply or ground exists. The conditional step 735 of performing active net tagging on each of net in the circuit to determine whether any of nets will switch with regular frequency is performed where modified accessibility analysis is employed. An alternative conditional step 736 of calculating signal probabilities and timing windows from the time constant characterizations by boolean and timing analysis is performed where probabilistic determination is employed.

In step 740, sets of reference state body voltage minima and reference state body voltage maxima are determined for each of the transistors based on corresponding simplified electrical descriptions and corresponding sets of accessible states. As discussed above, this step may

include determining the sets of reference state body voltage minima and maxima based on corresponding displacement voltages d_i and on corresponding set of accessible states 741, on corresponding displacement voltages d_i , corresponding sets of accessible states, and from the results of the active net tagging 742, or on corresponding displacement voltages d_i , corresponding sets of accessible states, and from the results of the calculated signal probabilities and timing windows 743, depending on the type of analysis being performed.

Finally, in step 750, the target state body voltage minima and a target state body voltage maxima are ascertained, one for each transistor, based on the determined sets of reference state body voltage minima and reference state body voltage maxima. Full uncertainty estimation 751, accessibility analysis 752, modified accessibility analysis 753 or probabilistic analysis 754 may be employed.

In order to take advantage of the ability to accurately determine target state body voltage minima and maxima, techniques for analyzing an electrical property of a digital partially depleted silicon-on-insulator circuit are now described. In one illustrative embodiment, the technique involves ascertaining a target state body voltage minimum and a target state body voltage maximum for each transistor in the circuit, establishing an initial condition for the circuit by selecting either the target state body voltage minimum or the target state body voltage maximum for each transistor, applying a voltage to the circuit, and measuring the sought after electrical property of the circuit. Techniques for analyzing two exemplary electrical properties, switching delay and noise, are now discussed.

First, the body-voltage estimates described above are applied to a static transistor-level timing analysis engine, or a SOI Static Timing Analyzer ("SOI-STA"), in order to analyze the electrical property of switching delay. The results for full-uncertainty, accessibility and probabilistic analysis are considered, although modified accessibility could also be easily applied in the context of static timing analysis. The design is partitioned into channel-connected components (CCCs) for analysis, as is traditionally done in static transistor-level tools. SOI-STA utilizes a breadth-first search (BFS) of the resulting timing graph, which ensures that the arrival times on all of the inputs are known when the delay through the CCC must be calculated. This enables detailed body-voltage

estimates on all of the FETs of the CCC to be used in delay simulation. Delay propagation through a CCC occurs as a result of a single switching event on an input (i. e., simultaneously switching inputs are not considered). Depending on the degree of knowledge of past switching activity (no knowledge, quiescent, steady switching, steady switching with known signal probabilities and arrival times), one of the techniques discussed above (full-uncertainty, initial-condition, accessibility, detailed) is employed to determine the minimum and maximum possible value the reference body voltage can have for each FET of the CCC under analysis. For the given sensitization of the CCC for delay calculation, each FET is in a known state, the minimum or maximum body voltage of which can be determined by a displacement from the reference voltage. The body voltage values are then used as the “initial conditions” for the required delay simulation.

Early-mode calculation for rising transitions sensitizes the nFETs of the pull-up path to be maximum and (to reduce the “fight” during switching) the nFETs of the pull-down path to be minimum; similar calculation for the pFETs of the pull-up path to be minimum and the pFETs of the pull-down path to be maximum.

This same sensitization applies to late-mode fall transitions. Early-mode calculation for falling transitions sensitizes the nFETs of the pull-down path to be maximum and the nFETs of the pull-up path to be minimum, and falling transitions sensitizes the pFETs of the pull-down path to be minimum and the pFETs of the pull-up path to be maximum.

The same sensitization applies to late-mode rising transitions. The fanout CCCs are included in the delay calculation to improve the delay accuracy. To maximize device capacitance for late-mode, the maximum nFET and minimum pFET body voltages are used. To minimize device capacitance for early-mode, the minimum nFET and maximum pFET body voltages are used.

SOI-STA propagates full piecewise-linear (“PWL”) waveforms. One of the complexities of BFS timing analysis is determining the late- and early-mode waveforms at the output of each CCC. It can sometimes be the case that the waveform with the maximum (minimum) delay (as measured by the 50-percent point) is not the waveform with the slowest (fastest) slew (as measured by the 20-to-80-percent rise-fall time). In these cases, a “hybrid” waveform is propagated, chosen with the largest slew as the late-mode waveform and translate it in time so that it has the

largest delay, or with the smallest slew as the early-mode waveform and translate it in time so that is has the smallest delay. SOI-STA also propagates signal probabilities using assumptions of spatial and temporal independence, borrowing from similar techniques in static power analysis. If probabilistic body-voltage estimation is used, once the signal probabilities and arrival times are known at the inputs of a CCC, these probabilities are translated into FET signal probabilities and arrival time values.

Referring next to Figure 8, a 4-2 compressor circuit from a tree multiplier design is examined as an example of the advantageous use of the static transistor-level timing analysis presented herein, with the long delay path, I4-Ap-C-D-E-F-S, and the short delay path, I2-C-E-S, being considered. In the dynamic analysis, input waveforms of “50% duty cycle” are used to sensitize these paths, corresponding to signal probabilities of 0.5 on all of the inputs in SOI-STA detailed steady-state analysis. In Table III, the initial-condition delays determined by circuit simulation are compared with the SOI-STA-determined full-uncertainty delays.

TABLE III								
SOI-STA full-uncertainty					SPICE initial			
Short Path		Long Path		Short Path		Long Path		
	rise	fall	rise	fall	rise	fall	rise	fall
I2	100	100	100	100	100	100	100	100
I4	100	100	100	100	100	100	100	100
Ap			302	491			235	315
C	301	317	866	712	326	379	476	432
D			1057	1079			723	553
E	526	533	1421	1359	1390	762	785	943
F			1620	1697			1112	936
S	672	685	1926	1829	1790	837	1104	1174

Table IV does a similar comparison between the steady-state delays determined by circuit simulation (after more than 50,000 cycles of simulation) and the SOI-STA-determined probabilistic (“detailed”) and accessibility steady-state delays. In all cases, the SOI-STA-determined delays bound the SPICE delays. One should also notice the considerable reduction in uncertainty between the full-uncertainty and probabilistic steady-state delays, as the component of this uncertainty due to body voltage variation is noticeably reduced.

TABLE IV												
SOI-STA probabilistic					SOI-STA accessibility				SPICE steady-state			
Short Path		Long Path			Short Path		Long Path		Short Path		Long Path	
I2	100	100	100	100	100	100	100	100	100	100	100	100
I4	100	100	100	100	100	100	100	100	100	100	100	100
Ap			267	409			296	449			266	362
C	464	485	706	605	389	365	804	673	488	503	594	576
D			897	877			1007	999			784	794
E	970	985	1168	1146	733	746	1332	1287	1040	1017	1059	1099
F			1363	1409			1540	1590			1246	1352
S	1372	1347	1610	1534	1026	986	1812	1737	1384	1365	1508	1483

The body-voltage estimates described above are next applied to transistor-level static noise analysis, in order to analyze the noise immunity of the circuit. In this case modified accessibility analysis is considered for estimatics, although full uncertainty, accessibility, or probabilistic estimation could be applied to the circuit. As in the static time case, the approach involves decomposing the design into a collection of channel-connected components (“CCCs”), transistors that are connected together through their sources and drains. The maximum noise that is possible on each net is calculated as a time-domain waveshape. This worst-case noise considers all possible noise sources: leakage, charge-sharing noise, coupling through the interconnect, and

power-supply noise. This is done with a careful choice of vectors on the driving CCCs, referred to as the sensitization, which produces this worst case noise.

Noise can also propagate from CCC-input to CCC-output (propagated noise). Noise failures are determined by the noise stability, a type of AC noise margin analysis, of each CCC given the worst case noise appearing at its inputs. This involves calculating the transient sensitivity of the output noise with respect to the dc-level of the input noise. While the special considerations associated with applying static noise analysis to PD-SOI circuits is discussed herein, the article by K.L. Shepard et al., "Harmony: Static Noise Analysis for Deep-Submicron Digital Integrated Circuit," IEEE Trans. CAD 1132-1150 (1999), the disclosure of which is incorporated by reference herein, provides more details on static noise analysis generally.

There are two important considerations for static noise analysis for PD-SOI circuits. The first is that all of the body voltages must be initialized as part of the CCC analysis used to calculate the noise on each node as well as the CCC analysis used to determine the noise stability of the gate. These body voltages are calculated using the modified accessibility analysis described above. The approach here is straightforward and depends on the noise type being calculated. Two types of noise on each CCC output, V_H noise, which is noise that pulls the output down from the supply level, and V_L noise, which is noise that pulls the output up from ground, are calculated.

When calculating V_H noise on a CCC output (or when verifying noise stability in the case that V_H noise is introduced at the output), all of the devices in the pull-down stack are initialized to maximize the device strength by minimizing threshold voltages (maximum body voltages for nFETs and minimum body voltages for pFETs). This increases the strength of these devices in introducing noise. Similarly, all the devices in the pull-up paths are initialized to minimize device strengths by maximizing threshold voltages (maximum body voltages for pFETs and minimum body voltages for nFETs). This reduces the strength of these devices in maintaining the output at the logic high level. For V_L noise, the situation is just the opposite. Devices in the pull-down path are weakened (minimum body voltages for nFETs and maximum body voltages for pFETs), while devices in the pull-up path are strengthened (maximum body voltages for nFETs and minimum body voltages for pFETs).

The second important consideration in the static noise analysis of PD-SOI circuits is that in calculating both propagated noise and in verifying noise stability, a parasitic bipolar leakage current may also be activated. Because of this, to achieve the worst-case, the arrival time of the input noise must be varied to maximize the output noise; that is, make sure that the noise introduced by parasitic bipolar leakage is superimposing maximally with the propagated noise

Referring next to Figs. 9a and 9b, a simple circuit is examined as an example of the advantageous use of the noise analysis presented herein. Figure 9a illustrates a dynamic simulation of a circuit. Figure 9b shows the CCC decomposition used internally by the static noise analysis engine on the same circuit. In this partitioned circuit, the dynamic node is referred to as dyns and the output of the inverter as outs.

The static noise analysis results and dynamic simulation of the same circuit are compared by vectors which correspond to the "worst-case" behavior detected in the static analysis. In the circuit of Figure 4(a), the coupling noise introduced by the switching of an aggressor (G, H, or I) capacitively coupled to inputs A, C, and E, respectively, after a long period of switching history is considered, called the prelude. Three different preludes are considered as shown in Table V below:

TABLE V						
Prelude	Node disposition					
	A	B	C	D	E	F
1	0	0	0	0	active	0
2	0	0	active	0	0	0
3	0	0	0	0	active	active

The clock period is 10nsec and the prelude is simulated for 100musec (so that the body has reached steady state) before the noise is applied. For the purposes of the dynamic simulation, a net that is noted as active in Table V is given a 0 → 1 transition at the middle of the evaluate cycle, every other evaluate cycle during the prelude. After the prelude, which is different

depending on the case considered, the "noise condition" shown in Table VI is applied, introducing V_L coupling noise on node A for case 1, node B for case 2, and node C for cases 3 and 4:

TABLE VI										
Case	Prelude	A	B	C	D	E	F	G	H	I
1	1	0	1	0	0	0	0	fall	1	1
2	2	0	0	0	1	0	0	1	fall	1
3	1	0	0	0	0	0	1	1	1	fall
4	3	0	0	0	0	0	1	1	1	fall

This "noise condition" is identical to the one established by static noise analysis to produce the worst-case V_H noise on node dynd in each case.

The results of the dynamic circuit simulations are shown in Figures 10a through 13a. In each of these graphs, the dynamic node dynd, the dynamic gate output node outs, the V_L noise being injected on the gate, and the body voltage of the FET receiving the V_L noise on its gate is shown. The dynamic gate is given a "full-latch" keeper so that the failure of the case is immediately evident with the switching of this latch. Cases 1 and 3 show noise failures (as evidenced by the false switching of the latch), while cases 2 and 4 do not. In this dynamic case, the full prelude is simulated before the noise condition is applied.

Figure 10b through 13b show the noise on node dyns computed by static noise analysis. It should be noted that in the static analysis, the feedback path is broken and replaced by a tie. In this case, there is no "prelude simulation." Instead, the body voltages of each FET are initialized by the tool with the maximum or minimum value as determined by modified accessibility analysis. The inputs noted as active in Table V (in addition to the clock) are considered as active nets in this analysis. In Case 1, a significant parasitic bipolar current is also present; as a result, the tool adjusts the arrival time of the noise on A to produce the maximum peak noise at dyns.

Figures 10c through 13c show the sensitivity of the domino-gate inverter output with respect to the noise calculated on dyns. Failures (as determined by sensitivity exceeding one in

magnitude) are correctly predicted for Cases 1 and 3. The noise is so large in Case 1 that the sensitivity has two "peaks" as the inverter is biased through the "high-gain" region and back again.

The noise characteristics are most strongly affected by the body voltages on FETs M1, M3, and M5. The diamonds on the left axis of Figure 10b, 11b, 12b, and 13b indicate the "initial condition" body voltages used for FETs M1, M3, M5, and M5, respectively. The actual (from dynamic simulation) and estimated maximum values (from the static noise analysis tool) for these body voltages are compared in Table VII.

TABLE VII

Transistor	Actual Body voltage (state 5)	Estimated max body voltage (state 5)
M3 for case 2	0.05 V	0.255 V
M5 for case 3	0.720 V	0.787 V
M5 for case 4	0.11 V	0.255 V
M1 for case 1	0.95 V	0.97 V

In Case 1, transistor M13 charges the internal node between transistors M1 and M2 to V_{DD} every precharge phase. This configuration would be common in bulk CMOS to mitigate charge-sharing noise but is potentially disastrous for SOI since it can allow the body of M1 to easily charge to a very high bias, nearly 1 V. When brought into state 150 by the noise condition, M1 draws bipolar leakage current. The high body voltage also reduces the threshold voltage, making the FET more sensitive to the coupling noise on the gate.

Case 3 is similar, but the fact that net E is under steady switching means that both states 120 and 140 are accessible for FET M5. State 2 accessibility limits the maximum body voltage possible to only about 0.75 V. In this case, the body voltage is not high enough to result in significant parasitic bipolar leakage but the threshold voltage is still reduced enough to result in functional failure.

In Case 2, transistor M14 discharges the internal node between transistors M3 and M4 every cycle. From the point of view of the modified accessibility analysis, this is equivalent to Case 4, in which both E and F are active. The conservative upper bound overestimates the body voltage. The main reason for this discrepancy is the neglect of state 160 which is exerting a downward pressure on the body voltage which is not (in the interests of conservatism) considered in the modified accessibility analysis.

The foregoing merely illustrates the principles of the invention. Various modifications and alterations to the described embodiments will be apparent to those skilled in the art in view of the teachings herein. Gate leakage is an emerging influence on the body voltage and could easily be incorporated in to the estimation technique. It will thus be appreciated that those skilled in the art will be able to devise numerous systems and methods which, although not explicitly shown or described herein, embody the principles of the invention and are thus within the spirit and scope of the invention.

CLAIMS

I claim:

- 1 1. A method for statically estimating a body voltage of one or more transistors which form
 2 digital partially depleted silicon-on-insulator circuit having a predetermined circuit topology
 3 comprising said one or more transistors and one or more nets connecting said transistors,
 4 comprising the steps of:
 5 a. obtaining one or more device models, each corresponding to one of said one or more
 6 transistors;
 7 b. abstracting each of said device models to generate one or more simplified electrical
 8 descriptions, each corresponding to one of said one or more transistors;
 9 c. checking said predetermined circuit topology to generate one or more sets of
 10 accessible states, each set corresponding to one of said one or more transistors and
 11 being indicative of whether under any allowable switching activity, the source, gate
 12 or drain could be high or low.
 13 d. determining one or more sets of reference state body voltage minima and reference
 14 state body voltage maxima, one for each of said one or more transistors, based on
 15 corresponding simplified electrical descriptions and corresponding sets of accessible
 16 states; and
 17 e. ascertaining one or more target state body voltage minima and target state body
 18 voltage maxima, one for each of said one or more transistors, based on said
 19 determined sets of reference state body voltage minima and reference state body
 20 voltage maxima.
- 1 2. The method of claim 1, wherein said device models are selected from the group consisting
 2 of an n channel Field Effect Transistor model and a p channel Field Effect Transistor model.

1 3. The method of claim 2, wherein said abstracting step comprises abstracting each of said n
 2 channel Field Effect Transistor models, if any, and each of said p channel Field Effect
 3 Transistor models, if any, to obtain one or more displacement voltages d_i , and one or more
 4 steady-state reference voltages V_i^{Zero} , for each of said device models.

1 4. The method of claim 3, wherein said corresponding simplified electrical descriptions
 2 comprise said displacement voltages d_i , and said determining step comprises determining
 3 said sets of reference state body voltage minima, and reference state body voltage maxima
 4 based on corresponding displacement voltages d_i , and corresponding set of accessible states.

1 5. The method of claim 4, wherein said ascertaining step comprises ascertaining one or more
 2 target state body voltage minima and one or more target state body voltage maxima, based
 3 on said determined reference state body voltage minima and maxima using full uncertainty
 4 estimation.

1 6. The method of claim 2, wherein said abstracting step comprises abstracting each of said n
 2 channel Field Effect Transistor models, if any, and each of said p channel Field Effect
 3 Transistor models, if any, to obtain one or more displacement voltages d_i , steady-state
 4 reference voltages V_i^{Zero} , and forward bias reference voltages $V_i^{forward}$, for each of said device
 5 models.

1 7. The method of claim 6, wherein said corresponding simplified electrical descriptions
 2 comprise said displacement voltages d_i , and said determining step comprises determining
 3 said sets of reference state body voltage minima, and reference state body voltage maxima
 4 based on corresponding displacement voltages d_i , and corresponding set of accessible states.

1 8. The method of claim 7, wherein said ascertaining step comprises ascertaining one or more
 2 target state body voltage minima and one or more target state body voltage maxima, based

on said determined reference state body voltage minima and maxima using accessibility analysis.

9. The method of claim 6, further comprising the step of performing active net tagging, after said checking step, on each of said one or more nets to determine whether any of said one or more nets will switch with regular frequency.

10. The method of claim 9, wherein said corresponding simplified electrical descriptions comprise said displacement voltages d_i , and said determining step comprises determining said sets of reference state body voltage minima, and reference state body voltage maxima based on corresponding displacement voltages d_i , and corresponding set of accessible states, and from said determination from said active net tagging.

11. The method of claim 10, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, based on said determined reference state body voltage minima and maxima using modified accessibility analysis.

12. The method of claim 6, wherein said abstracting step further comprises abstracting each of said n channel Field Effect Transistor models, if any, and each of said p channel Field Effect Transistor models, if any, to obtain one or more corresponding time constant characterizations, one for each of said device models.

13. The method of claim 12, further comprising the step of calculating signal probabilities and timing windows from said time constant characterizations, after said checking step, on each of said one or more nets, wherein said signal probabilities are determined by boolean analysis, and said timing windows are determined by timing analysis.

1 14. The method of claim 13, wherein said corresponding simplified electrical descriptions
 2 comprise said displacement voltages d_i , and said determining step comprises determining
 3 said sets of reference state body voltage minima, and reference state body voltage maxima
 4 based on corresponding displacement voltages d_i , corresponding sets of accessible states, and
 5 from said calculated signal probabilities and timing windows.

1 15. The method of claim 14, wherein said ascertaining step comprises ascertaining one or more
 2 target state body voltage minima and one or more target state body voltage maxima, based
 3 on said determined reference state body voltage minima and maxima using probabilistic
 4 analysis.

1 16. A method for analyzing an electrical property of a digital partially depleted silicon-on-
 2 insulator circuit having a predetermined circuit topology comprising one or more transistors
 3 and one or more nets, comprising the steps of:
 4 a. ascertaining a target state body voltage minimum and a target state body voltage
 5 minimum for each of said transistors in said circuit;
 6 b. establishing an initial condition for said circuit by selecting either said target state
 7 body voltage minimum or said target state body voltage minimum for each of said
 8 transistors in said circuit;
 9 c. applying a voltage to said circuit; and
 10 d. measuring said electrical property of said circuit.

1 17. The method of claim 16, wherein said electrical property comprises a switching delay and
 2 said measuring step comprises measuring a delay between a switching input and a switching
 3 output as a constituent simulation for static timing analysis.


- 1 18. The method of claim 16, wherein said electrical property comprises noise and said measuring
2 step comprises measuring noise on one or more nets in said circuit as a constituent
3 simulation for static noise analysis.
- 1 19. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more
2 target state body voltage minima and one or more target state body voltage maxima, using
3 full uncertainty estimation.
- 1 20. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more
2 target state body voltage minima and one or more target state body voltage maxima, using
3 accessibility analysis.
- 4 21. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more
5 target state body voltage minima and one or more target state body voltage maxima, using
6 modified accessibility analysis.
- 7 22. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more
8 target state body voltage minima, and one or more target state body voltage maxima, using
9 probabilistic analysis.

ABSTRACT

Techniques for estimating a body voltage of one or more transistors which form digital partially depleted silicon-on-insulator circuit, and for using estimated voltages to analyze electrical properties of the circuit, are disclosed. In one technique, device models are obtained and abstracted to generate simplified electrical descriptions of the transistors. The circuit topology is checked to generate sets of accessible states for the transistors that are indicative of whether a connection between a source or a drain of a transistor and either a power supply or ground exists. Next, sets of reference state body voltage minima and reference state body voltage maxima are determined for each of the transistors based on corresponding simplified electrical descriptions and corresponding sets of accessible states. Finally, a target state body voltage minima and a target state body voltage maxima are ascertained, one for each transistor, based on the determined sets of reference state body voltage minima and reference state body voltage maxima.



006090"0426560

Figure 1



006090" 02 FEB 96

Fig 2a



006090* 02 FEB 60




Figure 3




Figure 4

Fig 5a




Fig 5b





Fig 5c






Figure 6a





Figure 6b

Figure 7




Figure 8

Figure 9
(a)





Figure 9
(b)



006090-02F6560

Figure 10

(a)




Figure 10
(b)





Figure 10
(c)



005050-021650




Figure 11
(a)




Figure 11
(b)




Figure 11
(c)

005090"021550




Figure 12
(a)




Figure 12
(b)




Figure 12
(c)

Figure 13
(a)




Figure 13
(b)





Figure 13
(c)



**COMBINED DECLARATION
AND POWER OF ATTORNEY**

(Original, Design, National Stage of PCT, Divisional, Continuation or C-I-P Application)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**METHODS FOR ESTIMATING THE BODY VOLTAGE OF DIGITAL PARTIALLY
DEPLETED SILICON-ON-INSULATOR CIRCUITS**

This declaration is of the following type:

- ☒ original
☐ design
☐ national stage of PCT.
☐ divisional
☐ continuation
☐ continuation-in-part (C-I-P)

the specification of which: *(complete (a), (b), or (c))*

- (a) ☒ is attached hereto.
(b) ☐ was filed on as Application Serial No. and was amended on *(if applicable)*.
(c) ☐ was described and claimed in PCT International Application No. filed on and was amended on *(if applicable)*.

Acknowledgement of Review of Papers and Duty of Candor

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of the subject matter claimed in this application in accordance with Title 37, Code of Federal Regulations § 1.56.

☐ In compliance with this duty there is attached an information disclosure statement. 37 CFR 1.98.

Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or of any PCT International Application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT International Application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application on which priority is claimed

(complete (d) or (e))

- (d) ☒ no such applications have been filed.
(e) ☐ such applications have been filed as follows:

PRIOR FOREIGN/PCT APPLICATION(S) FILED WITHIN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO SAID APPLICATION			
COUNTRY	APPLICATION NO.	DATE OF FILING (day, month, year)	DATE OF ISSUE (day, month, year)
			PRIORITY CLAIMED UNDER 35 USC 119 [] YES NO []
			[] YES NO []
			[] YES NO []
ALL FOREIGN APPLICATION[S], IF ANY, FILED MORE THAN 12 MONTHS (6 MONTHS FOR DESIGN) PRIOR TO SAID APPLICATION			
			[] YES NO []
			[] YES NO []
			[] YES NO []

Claim for Benefit of Prior U.S. Provisional Application(s)

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
60/138,842	June 10, 1999

Claim for Benefit of Earlier U.S./PCT Application(s) under 35 U.S.C. 120

(complete this part only if this is a divisional, continuation or C-I-P application)

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America that is/are listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application(s) and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

Power of Attorney

As a named inventor, I hereby appoint Dana M. Raymond, Reg. No. 18,540; Frederick C. Carver, Reg. No. 17,021; Francis J. Hone, Reg. No. 18,662; Joseph D. Garon, Reg. No. 20,420; Arthur S. Tenser, Reg. No. 18,839; Ronald B. Hildreth, Reg. No. 19,498; Thomas R. Nesbitt, Jr., Reg. No. 22,075; Robert Neuner, Reg. No. 24,316; Richard G. Berkley, Reg. No. 25,465; Richard S. Clark, Reg. No. 26,154; Bradley B. Geist, Reg. No. 27,551; James J. Maune, Reg. No. 26,946; John D. Murnane, Reg. No. 29,836; Henry Tang, Reg. No. 29,705; Robert C. Scheinfeld, Reg. No. 31,300; John A. Fogarty, Jr., Reg. No. 22,348; Louis S. Sorell, Reg. No. 32,439; Rochelle K. Seide Reg. No. 32,300; Gary M. Butter, Reg. No. 33,841; Marta E. Delsignore, Reg. No. 32,689; Paul A. Ragusa, Reg. No. 38,587; and Lisa B. Kole, Reg. No. 35,225 of the firm of BAKER BOTTS L.L.P., with offices at 30 Rockefeller Plaza, New York, New York 10112, as attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith

SEND CORRESPONDENCE TO: HENRY TANG BAKER BOTTS L.L.P. 30 ROCKEFELLER PLAZA, NEW YORK, N.Y. 10112 CUSTOMER NUMBER: 21003	DIRECT TELEPHONE CALLS TO: BAKER BOTTS L.L.P. (212) 705-5000
---	--


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR	LAST NAME SHEPARD	FIRST NAME KENNETH	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY Ossining	STATE or FOREIGN COUNTRY New York	COUNTRY OF CITIZENSHIP United States	
POST OFFICE ADDRESS	POST OFFICE ADDRESS 46 Snowden Avenue	CITY Ossining	STATE or COUNTRY New York	ZIP CODE 10562
DATE 6/9/2000	SIGNATURE OF INVENTOR <i>Kenneth Shepard</i>			
FULL NAME OF SECOND JOINT INVENTOR, IF ANY	LAST NAME	FIRST NAME	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY	STATE or FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP	
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE or COUNTRY	ZIP CODE
DATE	SIGNATURE OF INVENTOR			
FULL NAME OF FOURTH JOINT INVENTOR, IF ANY	LAST NAME	FIRST NAME	MIDDLE NAME	
RESIDENCE & CITIZENSHIP	CITY	STATE or FOREIGN COUNTRY	COUNTRY OF CITIZENSHIP	
POST OFFICE ADDRESS	POST OFFICE ADDRESS	CITY	STATE or COUNTRY	ZIP CODE
DATE	SIGNATURE OF INVENTOR			

Check proper box(es) for any added page(s) forming a part of this declaration

- ☐ Signature for ninth and subsequent joint inventors. Number of pages added _____.
- ☐ Signature by administrator(trix), executor(trix) or legal representative for deceased or incapacitated inventor.
Number of pages added _____.
- ☐ Signature for inventor who refuses to sign, or cannot be reached, by person authorized under 37 CFR 1.47.
Number of pages added _____.

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

There are 13 sheets of Drawings Enclosed.

☐ Scanned copy is best available.